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ABSTRACT
This paper addresses the problem of computational error
modeling and analysis. Choosing dierent word-lengths for
each functional unit in hardware implementations of numer-
ical algorithms always results in an optimization problem of
trading computational error with implementation costs. In
this study, a symbolic noise analysis method is introduced
for high-level synthesis, which is based on symbolic modeling
of the error bounds where the error symbols are considered
to be specied with a probability distribution function over
a known range. The ability to combine word-length opti-
mization with high-level synthesis parameters and costs to
minimize the overall design cost is demonstrated using case
studies.
Categories and Subject Descriptors
B.2 [Arithmetic and Logic Structures]: Performance




Computational error, word-length optimization, high level
synthesis, computer arithmetic
1. INTRODUCTION
Very Large Scale Integrated (VLSI) circuit design and im-
plementation has profoundly changed the size and speed
of computing structures by making available an immense
amount of computational resources on a single chip. The
rapid increase in the size of VLSI systems, and the need to
reduce the circuit development time have resulted in a need
for CAD tools that can help choose the most suitable de-
sign parameters at the early stages of the design process. A
variety of methods and approaches are presented for VLSI
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design, which make it practical to customize designs for spe-
cic applications to improve the performance of the system.
This customization can be applied to dierent features of the
hardware, ranging from the architecture level to the lowest
level of specication. One of the important issues in this re-
gard is the arithmetic characteristics of the functional units
in which designers need to determine the most suitable fea-
tures for arithmetic operations in the algorithm including:
word-length (WL) (integer and fractional parts of the num-
bers), truncation mode (either roundo or truncation) and
overow mode (either saturation or wrap-around) in respect
of design requirements and restrictions.
From a High level Synthesis (HLS) point of view, choosing
dierent features of arithmetic operations can be formulated
as an optimization problem provided appropriate models are
supplied. The objective of such an optimization method is
the highest accuracy with the minimum design costs includ-
ing area, power consumption and latency. Regarding com-
putation accuracy, a variety of models and approaches are
presented in this eld of research in which dierent aspects
of the problem are considered.
The objective of this work is to introduce a new method of
computational error modeling called Symbolic Noise Anal-
ysis (SNA), which is applicable in arithmetic features selec-
tion of hardware implementation of the algorithms. A WL
optimization method is provided in which the SNA method
is used to analyze the computational error at every point
of the hardware, without restrictive assumptions about the
statistical model of the signals. This model is applied to
a Multi-Objective Optimization (MOO) method to nd the
minimal WL at each point in the hardware implementation.
The paper is organized as follows: section 2 provides a re-
view of related work in this eld and a brief review of com-
putational error modeling methods is presented in section
3. The proposed computational error model is presented in
section 4 and synthesis results are reported in section 5.
2. RELATED WORK
In [1], Cmar et al. employed interval propagation anal-
ysis for range width determination and a simulation-based
method for precision bit-width optimization. Their simula-
tion was utilized by a concurrent program which performed
the same calculation as a reference and as a custom xed-
point format, and compared the error between the two val-
ues. For precision evaluation, the rst and second moments
of the error at each signal point was examined. No addi-
tional mechanism was proposed to automate the tradeo ofsystem area against error.
Kum and Sung [2] introduced several heuristic WL opti-
mization methods to trade-o system area against Signal-
to-Quantization-Noise Ratio (SQNR). The techniques are
heuristics based on bit-true simulation of the design under
various internal WLs. This method measures the perfor-
mance of a xed-point algorithm using simulation results.
A reference system is designed without overows or signal
quantization eects and it iteratively modies the WL of a
signal to nd a set of optimum WLs satisfying the xed-
point performance. Signal grouping is used to reduce the
number of simulations to calculate the uniform WL and min-
imum WL conguration.
Constantinides et al. focused on developing algorithms
for WL optimization [3]. These methods employ static an-
alytical digital noise analysis for DSP applications applied
to Linear Time Invariant (LTI) systems implemented as cus-
tom processing units. Optimization techniques are proposed
which allow the user to trade o implementation area for
arithmetic error at the system outputs. Constantinides later
extended the previous eorts to nonlinear components in a
datapath by employing a small signal approach and investi-
gating the eect of precision optimization on power reduc-
tion as a by-product of the WL optimization [4]. [5] also
introduces a similar method based on perturbation theory
for nonlinear systems. Again, power consumption is not an
objective in the optimization heuristic.
Nayak et al. in [6] presented a compiler that takes high-
level signal processing algorithms described in MATLAB
and generates optimized hardware. Their precision analysis
algorithm determines the minimum number of bits required
by a model of errors through the Data Flow Graph (DFG),
where a set of error transfer functions determines the error
contribution of each node. In [7] Roy and Banerjee presented
an approach to automate the conversion of oating-point
MATLAB programs into xed-point MATLAB programs for
mapping to FPGAs by proling the expected inputs in or-
der to estimate errors. The algorithm attempts to minimize
the hardware resources while constraining the quantization
error within a specied limit.
In [8] Le-Gal et al. proposed a methodology that employs
an annotated formal model with bit-width information and
dynamic range values in order to extract bit-wise informa-
tion to optimize the area and power consumption of hard-
ware architectures provided by high-level synthesis tools.
High-level synthesis is used to formally transform the ap-
plication into an architecture observing a set of constraints.
Then an architecture optimization stage is completed in or-
der to adapt both possible operator and register bit-widths
of the design.
Han and Evans [9] also reported a sensitivity and com-
plexity approach to WL optimization. In this work they
discussed a pre-planned exhaustive search which utilizes the
sensitivity information of hardware complexity and the sys-
tem output error with respect to the signal WL.
Several papers also describe applications of symbolic anal-
ysis in computational error analysis [10]. A basic implemen-
tation of this method is known as Ane Arithmetic (AA).
In this method, unlike Interval Arithmetic (IA), see [10], er-
ror source dependency is taken into account in a parametric
representation of the error at dierent points in data ow
graph. In [11] Lee et al. implemented an AA-based method
which categories the problem into two parts, range analysis
and precision evaluation. The former gives the integer part
of the data whereas the latter provides the fractional part
of the variables at every point on the DFG. An Adaptive
Simulated Annealing (ASA) heuristic is applied to nd the
near-to optimal points. Similar to this work, a study was re-
ported by Pu and Ha [12] which applied AA with a dierent
heuristic. In the later work, inspired by [13], by applying the
central limit theorem, the rst and second moments of the
output noise are approximated from a symbolic representa-
tion of the output noise. Doi et al. also in [14] presented a
nonlinear programming method for oating-point to xed-
point conversion in High Level Synthesis (HLS). An Ane
Arithmetic error model is employed for error propagation
in the data ow graph which is integrated into a nonlinear
problem specication. In this optimizer, the bit-width of the
functional units is considered as the implementation cost.
3. COMPUTING WITH UNCERTAINTY
It is not trivial to analyze the nite precision errors in
actual designs. Computational error is data dependent in
that dierent input data sets can produce dierent patterns
of error in the system. Furthermore, since nite precision
eects are nonlinear, it is observable that computational er-
ror in algorithms can be dependent on the sequence of the
local operations. It means that during the high level synthe-
sis process, allocation and scheduling might aect the pre-
dicted error in the output if this dependency has not been
considered. There is a variety of approaches to deal with
computation accuracy in high level synthesis, which can be
classied in many dierent ways. Here, we categorize these
methods regarding their approaches to the computational
error modeling.
The rst category is based on Noise Analysis (NA), which
is widely practised in digital signal processing design and
optimization [2, 3, 4, 5, 7]. In this method error sources are
considered as independent Wide-Sense Stationary (WSS)
noise sources with uniform Probability Density Function
(PDF) [15]. This assumption has a great impact on e-
ciency of the method ; however, there are arguments about
dierent issues in this regard. For instance, in many prac-
tical computations, intermediate results are strongly depen-
dent on each other which can violate the independency as-
sumption of the error sources. In addition, there are strong
concerns about the noise propagation model. Inspired by
system theory studies, the primary works in this eld were
based on a LTI assumption of the computational systems.
Since many of the computational algorithms result in non-
linear system specications in practice, applying these meth-
ods, that are designed for LTI systems, are subject to con-
ditions [3, 5]. Furthermore, there are applications that are
required to be implemented in the form of time dependent
or adaptive systems. In these cases, the LTI model is not
valid and cannot be applied to the error analysis method.
The second category is based on the understanding of
the required range of variable values at dierent points of
a given computational procedure to compute the minimum
bit-width requirements in a hardware implementation of an
algorithm [16, 1, 6, 8, 10, 11, 12]. Assuming that the vari-
ation ranges of the input variables are known, these ap-
proaches try to predict the variation range of the output
data. Therefore, instead of a single value, every number
is represented by a range of values between the upper and
lower bounds. In other words, regardless of the real placeof the number in the range, these methods are concerned
with data range dilation and contraction by data propaga-
tion through the operations in the computation tree of the
algorithm. Since this method is focused on value bounds,
there is no information about how the actual value might be
placed in the range. Several methods are introduced in this
category such as IA [16], AA [11] and the Taylor Model [10].
These sub-categories are altered in the way of their range
representation and approximation.
In sum up, the noise analysis method relies on statistical
specication of the error. The error range analysis methods,
on the other hand, provide an expression of the error range
at the output to evaluate the computation accuracy. By
combining these two basic approaches, we propose a new
method which is called Symbolic Noise Analysis (SNA).
4. SYMBOLIC NOISE ANALYSIS
Dealing with errors as symbols which have some statistical
information with them is the core idea of our method in
which uncertainty is represented in the form of an algebraic
combination of the noise symbols, as in Equation (1).
^ x = Fx ([x1;x2; ;xN];[x1;x2; ;xN]); (1)
where xi 2 [ 1;+1], Fx() is a fractional function of poly-
nomials and (x1;x2; ;xN) are the coecients of the poly-
nomials. [x1;x2; ;xN] is array of Noise Symbols, which
carry the uncertainty of the represented value, ^ x, and each
symbol i is assumed to have a known PDF, Pi. Unlike the
AA method or the Taylor model, the PDFs of the noise sym-
bols are taken into account, in which a PDF can be found
for the output uncertainty to show the probability of the
output taking each value inside the bounded interval.
As shown in Equation (1), the probability density of the
noise symbols is the initial information in the SNA method of
error analysis. In general, these error symbols originate from
dierent sources, which means that they might have dier-
ent PDFs. Because there is no limitation on PDF types in
this method, the error model of each sub-block in the design
can be replaced by a practically extracted or stimulus based
model. This option can be interpreted as a mixed method of
dynamic and static analysis methods in which every subsys-
tem can model its noise symbols by simulation. Since SNA
is based on a probabilistic analysis of the noise symbols,
proper methods of representation and algebraic calculations
on PDFs are required.
From a probability viewpoint the interval methods (IA
or AA for instance) have implicitly made the assumption
that the modeled values are situated within the bounds of
the specied intervals with a probability of 1. Accordingly,
when an operation, , is applied to values x 2 ^ x and y 2 ^ y,
where ^ x and ^ y are intervals, to get a result z = x  y, it can
be said that z 2 ^ z = ^ x  ^ y where the probability P(z 2 ^ z)
conforms to:
P(z 2 ^ z) = P(x 2 ^ x)  P(y 2 ^ y) = 1  1 = 1; (2)
assuming ^ x and ^ y are independent. It is also assumed that
all the numbers in the interval have the same probability.
Interval representation of the uncertain values, therefore,
implies that the uncertain value is a random number with a
uniform distribution over the specied interval. This proba-
bilistic view of the interval operations is the core idea of the
proposed method in [17], called the Histogram Method for
doing operations on probability density functions.
Noise symbols in our method (i) are bounded random
values in a xed predened range of [ 1;1]. To approx-
imate the density functions, the input range of the func-
tion is divided into a number of non-overlapping intervals
(bins) with a uniform probability values the same as the
value of the function over the range. To use the same stan-
dard of discretization for all the PDFs, we divide all the
noise symbols into 2
l+1 subintervals. A histogram (H) can
be dened formally as a partition of the error symbol  in






 1 + i  2
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 l	
, where
i = 0; ;2
l+1   1 and l represents the granularity of the
histogram H. Corresponding to each interval Ii in the H, a
probability pi is dened which represents the PDF value in
the interval Ii. Assuming interval operands are represented
according to H, the new operators return the result of the
operation also represented in terms of H. When this result
includes more than one interval, the operator distributes the
probability, pi, among the output intervals depending on
the behavior of the specic arithmetic operation. In order
to have consistent input and output data types, this arith-
metic can be formulated as histogram arithmetic, as inputs
can be viewed as histograms having a single interval. Using
our denition, the computation model is modied as:
1. Consider the input space is the set of intervals describ-
ing the histogram of the input i in terms of Hi =
f(Iij;pij)g, where Iij = [aij;bij].
2. For each vector [ ;([aij;bij];pij);] of the input
space:
(a) Compute the probability pk =
QI
i=1 pij;
(b) For each operation with input histograms Hi and
for each combination of intervals from the Carte-
sian product of the intervals of histograms Hi do:
i. Obtain a histogram result using histogram-
based arithmetic;
ii. Proceed with the next operation if there are
any more (step c) otherwise return;
(c) Set the probability of the resulting histogram in-
terval Ik by its calculated pk;
3. Collect the result histogram to produce the output his-
togram (Hout).
According to the algorithm, all algebraic operations on
histograms can be expanded to the interval operations. Con-
sider a set histograms Hi = f(Ii;j;pi;j)g and function F
which is applied to them to produce another histogram as
in Equation (3).
Hout = F(H1;H2; ;Hm) (3)
= F (f(I1;j;p1;j)g;f(I2;j;p2;j)g ;f(Im;j;pm;j)g);
where Hout = f(Iout;k;pout;k)g is the result histogram. Ap-
plying the algorithm means that F() must be applied to
all the Cartesian combinations of the input histograms as in
Equation (4).
f(Iout;k;pout;k)g = fF ((Ii;j;pi;j))g: (4)
All the operations between intervals of the histograms are
exactly the same as in the IA method, see [10]. These oper-
ations on the input intervals produce a set of overlapping in-
termediate intervals with the corresponding probability val-
ues which need to be mapped into the output histogrambins. The overall algorithm for implementation of the sym-
bolic noise analysis method consists of three basic major
steps:
1. Build up a Noise Symbol representation for signals in
the computation tree and their relationship with the
arithmetic characteristics of the nodes,
2. Find the symbol propagation through the tree and its
relationship in the output node(s),
3. Find the histogram representation of the output PDF
and the corresponding bounds and noise powers.
The rst step of the algorithm refers to the fact that the
errors in each computational node are a function of the
arithmetic characteristics of the node such as WL, arith-
metic system and so on. The noise symbols assigned to each
node are dependent on these characteristics. Noise symbols
are created in a data structure which contains their source
and PDF in the form of histograms with suitable granular-
ity. The second step consists of polynomial operations to
build up the output error relationship with the noise sym-
bols sources from dierent points in the computation tree
of the datapath. The third step is based on the algorithm
discussed in previous section, by which the output PDF and
the corresponding bounds can be calculated.
The proposed method, comparing with the other methods,
provides more comprehensive information about the output
error, however it has more computation overheads and a
more complicated data structure. However, the complexity
of the method gives freedom to the designer to adapt the
required granularity with available computation resources in
an optimization procedure. The following examples provide
some results to compare the dierent methods.
As our rst example, consider the following quadratic
equation with the input and coecients error bounds where
x 2 [ 1;+1], a 2 [9;10], b 2 [ 4; 6] and c 2 [6;7].
y = ax
2 + bx + c (5)
IA, AA and SNA analysis results are presented in Table (1),
where  2 [ 1;+1] and xl and xh are calculated for SNA
method with dierent granularity in Table(2). Applying the
SNA method also results in the histograms of Figure (1),
where dierent histograms are represented which are calcu-
lated with dierent granularity. Table (2) also presents the
mean, variance, lower bound and upper bound for the error
calculated by SNA with dierent granularity.
Table 1: Error range for quadratic equation.
Method Output Range
IA y = [0;23]
AA y = 6:5 + 16:5y
SNA y = 6:5 + [xl;xh]
This simple example shows how the probability distribu-
tion of the noise symbols over the predened range can aect
the nal prediction of the error and also how linear combi-
nation of the noise symbols might result in overestimated
error bounds. It can be seen from Table (2) and Figure
(1) that the higher granularity produces higher precision re-
sults but with more calculation overheads. This exibility is
especially useful in the optimization process, where the low
Figure 1: Output error histogram for quadratic
equation with dierent granularities a)g=8 c)g=16.
Table 2: Estimated parameters with histogram
method for quadratic equation (g=granularity).
g Mean Variance xl xh
2 6.1481 36.274348 0.0 16.0
4 4.6688 28.173507 -1.0 16.5
8 3.9082 22.467426 -1.25 16.5
16 3.5347 19.489651 -1.375 16.5
32 3.3500 18.014349 -1.4375 16.5
64 3.2581 17.286116 -1.46875 16.5
Actual
Values
3.17 16.57 -1.5 16.5
granularity calculations can be used for preliminary analysis
to limit the feasible space of the optimization search.
The second example is a RGB to YCrCB converter as
depicted in Figure (2)[18]. For the sake of comparison, with
results of [18], let us assume that the range of the three input
signals is [70;100]. Applying the SNA method gives the
output error ranges and distributions as shown in Figure (3).
Compared with the results of [18] our results are not only
more accurate, but also provide more information regarding
error distributions over the ranges.
5. RESULTS
Four case studies were implemented with ST 0.12m tech-
nology and applying this method in combination with the
high level synthesis method and tools presented in [19] andFigure 3: Error PDF for RGB output signals, produced by SNA with g=16.
Figure 2: Standard ITU RGB to YCrCb converter.
[20]. Design I is an order-18 dierence equation, Design II is
a Filter (FIR-25), Design III is an 8-point FFT and Design
IV is a DCT 4x4.
Since, in practical implementations, there are pre-dened
constraints which must be satised and therefore, other costs
must be optimized with respect to them, an exhaustive set of
synthesis optimizations were performed to show the design
cost dependency on WL as a synthesis parameter along with
the other classical synthesis parameters.
Tables (3) to (6) show the optimization results for designs
I to IV respectively. In these tables, the rst column of data
gives the basic costs (design area, power consumption, delay
and digital noise variance in the output node) for dierent
assumptions of uniform WL (W=8, 16, 24 and 32) in all the
design points. This set of information is used as the basis
for comparison with other optimization results where noise is
constrained to its value in this column. The second column
presents results of the WL optimization using our method
assuming noise in constrained and third column shows the
improvement percentage which have been made after the
optimization.
In these tables, area costs are in m
2, average power con-
sumption cost is presented in Watt and latency cost (delay)
of the design represents the number of clock cycles. As can
be observed from the tables, these results show a consider-
able saving on dierent costs when our method is applied.
6. CONCLUSION
This study presents a new method of computational error
analysis for minimizing the hardware implementation of al-
gorithms by optimizing the word-length of the data in each
functional unit. This method, called SNA, provides more
comprehensive information about computational error com-
pared with other methods. The proposed method is used
Table 3: Optimization results for Design I.




Area 4152 3633 12.5
Power 5672.73 4478.08 21.10 WL=8
Delay 168 150 10.74
Noise 1.03E-2 constrained
Area 8304 7785 6.25
Power 20779.2 18350.9 11.69 WL=16
Delay 311 293 5.79
Noise 4.04E-5 constrained
Area 12456 11937 4.17
Power 45753.7 42091.6 8.00 WL=24
Delay 454 436 3.96
Noise 1.58E-7 constrained
Area 16608 16089 3.125
Power 80602.9 75706.9 6.07 WL=32
Delay 598 580 3.01
Noise 6.16E-10 constrained
Table 4: Optimization results for Design II.




Area 22184 20646 6.93
Power 7143.11 6074.11 14.97 WL=8
Delay 58 53 8.62
Noise 1.28E-2 constrained
Area 44368 43349 2.30
Power 26929.2 24996 7.18 WL=16
Delay 82 79 3.66
Noise 5.09E-5 constrained
Area 66552 64495 3.01
Power 59584.1 55273.2 7.24 WL=24
Delay 106 101 4.72
Noise 1.99E-7 constrained
Area 88736 87323 1.59
Power 105061 100628 4.22 WL=32
Delay 130 126 3.08
Noise 7.62E-10 constrained
in combination with models of power consumption, circuit
area and delay. Results from example designs demonstrate
a considerable saving in costs when these optimizations are
applied.Table 5: Optimization results for Design III.




Area 14456 12649 12.5
Power 9631.03 7572.32 21.38 WL=8
Delay 100 99 1.00
Noise 2.95E-2 constrained
Area 44368 41595 6.25
Power 35813.4 31676.3 11.55 WL=16
Delay 110 107 2.73
Noise 1.15E-4 constrained
Area 89736 88645 1.22
Power 78909 76467.4 3.09 WL=24
Delay 121 114 5.79
Noise 4.50E-7 constrained
Area 119648 116178 2.90
Power 138029 128521 6.69 WL=32
Delay 145 135 6.90
Noise 1.76E-9 constrained
Table 6: Optimization results for Design IV.




Area 29912 26889 10.11
Power 18256.5 16856.9 7.67 WL=8
Delay 121 119 1.65
Noise 3.26E-2 constrained
Area 111344 100915 9.37
Power 71076.6 69308.4 2.49 WL=16
Delay 130 126 3.08
Noise 1.27E-4 constrained
Area 174744 163027 6.71
Power 156085 147610 5.43 WL=24
Delay 152 145 4.61
Noise 4.97E-7 constrained
Area 222688 219987 1.21
Power 273138 265048 2.96 WL=32
Delay 178 168 5.62
Noise 1.94E-9 constrained
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